Difference between revisions of "Icarus Verilog"
From CBLFS
Jump to navigationJump to searchChipster19 (talk | contribs) |
Weibullguy (talk | contribs) |
||
(2 intermediate revisions by the same user not shown) | |||
Line 5: | Line 5: | ||
|} | |} | ||
− | + | ---- | |
− | |||
− | + | {{Package-Introduction|Icarus Verilog is a a GPLed Verilog compiler. Icarus Verilog includes a a parser that parses Verilog (plus extensions) and generates an internal netlist. The netlist is passed to various processing steps that transform the design to more optimal/practical forms, then passed to a code generator for final output. The processing steps and the code generator are selected by command line switches.|http://www.icarus.com/eda/verilog}} | |
== Dependencies == | == Dependencies == | ||
Line 18: | Line 17: | ||
Compile the package: | Compile the package: | ||
+ | |||
./configure --prefix=/usr && | ./configure --prefix=/usr && | ||
make | make | ||
Line 32: | Line 32: | ||
=== 32Bit === | === 32Bit === | ||
− | + | Compile the package: | |
+ | |||
+ | CC="gcc ${BUILD32}" CXX="gcc ${BUILD32}" PKG_CONFIG_PATH=${PKG_CONFIG_PATH32}" \ | ||
+ | ./configure --prefix=/usr && | ||
+ | make | ||
+ | |||
+ | Install the package | ||
+ | make install | ||
=== N32 === | === N32 === | ||
− | + | Compile the package: | |
+ | |||
+ | CC="gcc ${BUILDN32}" CXX="gcc ${BUILDN32}" PKG_CONFIG_PATH=${PKG_CONFIG_PATHN32}" \ | ||
+ | ./configure --prefix=/usr --libdir=/usr/lib32 && | ||
+ | make | ||
+ | |||
+ | Install the package | ||
+ | make install | ||
=== 64Bit === | === 64Bit === | ||
− | + | Compile the package: | |
+ | |||
+ | CC="gcc ${BUILD64}" CXX="gcc ${BUILD64}" PKG_CONFIG_PATH=${PKG_CONFIG_PATH64}" \ | ||
+ | ./configure --prefix=/usr --libdir=/usr/lib64 && | ||
+ | make | ||
+ | |||
+ | Install the package | ||
+ | make install | ||
+ | |||
+ | Install the example files: | ||
+ | install -v -m755 -d /usr/share/doc/verilog/examples && | ||
+ | cp -v examples/* /usr/share/doc/verilog/examples | ||
== Contents == | == Contents == | ||
Line 71: | Line 96: | ||
|Tool to simplify the compilation of VPI modules for use with Icarus Verilog. | |Tool to simplify the compilation of VPI modules for use with Icarus Verilog. | ||
|} | |} | ||
+ | |||
+ | [[Category:Science_Engineering]] |
Latest revision as of 10:24, 18 August 2008
Download Source: | ftp://ftp.geda.seul.org/pub/geda/dist/verilog-20070608.tar.gz |
---|
Contents
Introduction to Icarus Verilog
Icarus Verilog is a a GPLed Verilog compiler. Icarus Verilog includes a a parser that parses Verilog (plus extensions) and generates an internal netlist. The netlist is passed to various processing steps that transform the design to more optimal/practical forms, then passed to a code generator for final output. The processing steps and the code generator are selected by command line switches.
Project Homepage: http://www.icarus.com/eda/verilog
Dependencies
Recommended
Non-Multilib
Compile the package:
./configure --prefix=/usr && make
Install the package
make install
Install the example files:
install -v -m755 -d /usr/share/doc/verilog/examples && cp -v examples/* /usr/share/doc/verilog/examples
Multilib
32Bit
Compile the package:
CC="gcc ${BUILD32}" CXX="gcc ${BUILD32}" PKG_CONFIG_PATH=${PKG_CONFIG_PATH32}" \ ./configure --prefix=/usr && make
Install the package
make install
N32
Compile the package:
CC="gcc ${BUILDN32}" CXX="gcc ${BUILDN32}" PKG_CONFIG_PATH=${PKG_CONFIG_PATHN32}" \ ./configure --prefix=/usr --libdir=/usr/lib32 && make
Install the package
make install
64Bit
Compile the package:
CC="gcc ${BUILD64}" CXX="gcc ${BUILD64}" PKG_CONFIG_PATH=${PKG_CONFIG_PATH64}" \ ./configure --prefix=/usr --libdir=/usr/lib64 && make
Install the package
make install
Install the example files:
install -v -m755 -d /usr/share/doc/verilog/examples && cp -v examples/* /usr/share/doc/verilog/examples
Contents
Installed Directories: | /usr/lib/ivl |
---|---|
Installed Programs: |
iverilog, vvp, iverilog-vpi |
Installed Libraries: |
libvpi.a, libveriuser.a |
Short Descriptions
iverilog: | Compiler that translates Verilog source code into executable programs for simulation, or other netlist formats for further processing. |
---|---|
vvp: | Run time engine that executes the default compiled form generated by Icarus Verilog. |
iverilog-vpi: | Tool to simplify the compilation of VPI modules for use with Icarus Verilog. |